

REMARKS/ARGUMENTS

Claims 1-53 remain in the application, all of which stand rejected.

1. Rejection of Claims 1-13, 16, 17, 22-31, 34, 35, 39-47 and 50

Under 35 USC 102(b)

Claims 1-13, 16, 17, 22-31, 34, 35, 39-47 and 50 stand rejected under 35 USC 102(b) as being anticipated by Jeong et al. (US 6,229,859 B1; hereinafter "Jeong").

With respect to claim 1, the Examiner asserts that Jeong teaches:

...capturing a set of data samples of the at least one analog signal at a frequency at least as high as the switching rate of the at least one analog signal (See fig. 1: 106, col. 3, lines 47-62);

5/3/2007 Office Action, p. 2, sec. 2.

Applicant respectfully disagrees. Jeong only discusses the transmission of a digital signal. See, e.g., Jeong at col. 2, line 1 - col. 3, line 1, which states, "FIG. 1 is a block diagram of a communication system for transmission and recovery of digital data via a communication channel 101". Nowhere does Jeong disclose that the digital data is carried by (or captured from) an analog signal.

Also with respect to claim 1, the Examiner asserts that Jeong teaches:

...displaying at least some of the digital interface symbol information with a representation of the at least one analog signal in a correlated fashion. (See col. 4, lines 5-10)

5/3/2007 Office Action, p. 3, sec. 2.

Again, applicant respectfully disagrees. The excerpt of Jeong cited by the Examiner states:

...Finally, the decoder 112 receives the aligned data frames and output valid signal and decodes the aligned data frames to regenerate the original data and

output the regenerated data as the received data (RX data). In a preferred embodiment, a liquid crystal display (LCD) controller chip receives the RX data from the decoder 112 and has the RX data displayed graphically on the display.

Jeong, col. 4, lines 5-10.

Although the above excerpt of Jeong teaches that received data (RX data) may be graphically displayed, it is noted that the displayed data is digital data. Jeong fail to mention both "**displaying. . . a representation of the at least one analog signal**", and displaying "at least some of the digital interface symbol information with a representation of the at least one analog signal **in a correlated fashion.**"

Claim 1 is believed to be allowable over Jeong for at least the above reasons.

Claims 2-13, 16 and 17 are believed to be allowable, at least, because they depend from claim 1.

Claims 22-31, 34, 35, 39-47 and 50 are believed to be allowable, at least, for reasons similar to why claim 1 is believed to be allowable.

2. Rejection of Claims 14, 15, 18-20, 32, 33, 36-38, 48, 49 and 51-53

Under 35 USC 103(a)

Claims 14, 15, 18-20, 32, 33, 36-38, 48, 49 and 51-53 stand rejected under 35 USC 103(a) as being unpatentable over Jeong et al. (US 6,229,859 B1; hereinafter "Jeong") in view of Sajdak et al. (US 6,570,592 B1; hereinafter "Sajdak").

Applicant believes claims 14, 15, 18-10, 32, 33, 36-38, 48, 49 and 51-53 are allowable, at least, for reasons similar to why claim 1 is believed to be allowable, and because Sajdak fails to disclose that which is missing from Jeong (see, e.g., Section 1 of these Remarks/Arguments).

3. Conclusion

In light of the amendments and remarks provided herein, applicant respectfully requests the issuance of a Notice of Allowance.

Respectfully submitted,
HOLLAND & HART, LLP

By:



Gregory W. Osterloth
Reg. No. 36,232
Tel: (303) 295-8205